Transputer
Instruction Set

Appendix

Guy Harriman

November 29, 1988
You may not:

1. Modify the Materials or use them for any commercial purpose, or any public display, performance, sale or rental;

2. Remove any copyright or other proprietary notices from the Materials;

This document is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.

INMOS, IMS, OCCAM are trademarks of INMOS Limited.
INMOS Limited is a member of the SGS-THOMSON Microelectronics Group.
Contents

1 Introduction 4
2 The start Instruction 4
3 The testhardchan Instruction 6
4 The Register Test Instructions 8
5 Operation Codes 9
6 Instruction Register Level Specification 10
1 Introduction

Two instructions exist in the transputer instruction set which are additional to the instruction set published in the "Compiler Writer's Guide", and which are useful to those writing loaders and debuggers.

The two instructions concerned are start, and testhardchan. The instructions are described and defined in this document.

The other set of instructions documented here are to allow testing of the internal CPU registers which are not normally visible to the user.

These instructions are present on all the current transputer family members, that is on the IMS T212, IMS T222, IMS T414, IMS T425, IMS T800, IMS T801, and IMS M212, and on all compatible future transputers.

The instructions may be accessed using ASM statements in C, and using the GUY construct in the D700D transputer development system occam compiler. The occam compiler recognises testhardchan, and some of the register test instructions. However, it generates incorrect code for start. The instructions can be accessed by using pfix and opr, for example, start (opcode #1FF) can be coded as pfix 1, pfix F, opr F, (#21 2F FF). See "The Transputer Instruction Set: A Compiler Writer’s Guide" published by Prentice Hall (ISBN 0-13-929100-8) for more information.

2 The start Instruction

The purpose of the start instruction is to start the transputer processor after a Reset or an Analyse has been performed.

The opcode for the start instruction is loaded directly into the CPU microcode rom by the Reset pin being taken high; therefore the first microword of the start instruction is repeated all the time that the Reset pin is held high. Furthermore, if an Analyse has been performed by taking the Analyse pin high before taking the Reset pin high, then the first microword of the start instruction is repeated until the Analyse pin has been taken low, after the Reset pin has been taken low.

The Reset pin also has the function of resetting the control logic of the Links. The Links are capable of receiving data after the Reset pin has been taken low, whether a Reset or an Analyse has been performed.

The Reset pin forces the configurable external memory interface of the IMS T414, IMS T425, and IMS T800 to reconfigure, if the transputer is not performing an Analyse.
The start instruction may be executed to cause the transputer to go into the booting state. However, the other effects of Reset cannot be caused without taking the Reset pin high.

The start instruction has the following function:

The timer alarms are switched off for both low and high priority, preventing any process on the timer queue from making an interrupt to the processor. The timeslice logic is cleared, to allow the first process a full timeslice period.

If BootFromRom is high, then the code placed at the most significant two bytes in memory (at address MaxInt - 2) is jumped to. Typically this code consists of nfix j, allowing a jump of -256 bytes. A small negative jump may be used to a second jump instruction to anywhere in memory.

If BootFromRom is low, then the first Link to receive a byte is used to provide the boot code or the protocol to perform a memory access ('peeking' to read, 'poking' to write).

If the value of the first byte sent to a Link is greater than one, then that number of bytes is inputted through the same Link to MemStart and above, and MemStart then jumped to. This permits bootstrapping to be performed.

The memory access protocol has the following form. If the first byte sent is zero, then a word of address is inputted, followed by a word of data which is written to that address. If the first byte sent is one, then a word of address is inputted, then the word of data which is read from that address is outputted. The value held at MemStart (the location used for inputting the first byte and the address for a Link memory access) is saved by the processor, and restored before the read from the Link is enabled. The count value of the booting input channel is preserved during start, and placed back into the stack of the Link input channel.

Any Link can be used for peeking and poking. As long as the full peek and poke protocols are followed down a single Link, then any number of sequential peeks and pokes down any links may be performed before bootstrapping takes place. As soon as a protocol byte is sent to a transputer which is waiting to be bootstrapped down a Link, which is not zero or one in value, then the Link bootstrap must be completed down that Link. It is not possible to peek or poke down a Link after bootstrapping has started.

The start instruction performs a poll of the Link inputs, finding if a byte has arrived at each Link in turn. The first Link tried is Link 0, followed by Link 1, then Link 2, then Link 3, and returning to Link 0. If a byte has been received at a Link, then the value of the byte is examined by the processor to determine the action to be taken. Only when a peek or a poke is requested will the polling of the Links be continued, allowing any number of peeks and
pokes to be performed down any of the Links before bootstrapping. The Reset pin causes the two instruction buffer registers to be set Full, thus avoiding any code fetches during the execution of the start instruction, before the jump to the bootstrap code at the end of the start instruction.

3 The testhardchan Instruction

The purpose of the testhardchan instruction is to allow the Link registers to be tested. The instruction is useful for debugging as well as manufacturing test, as it allows a post-mortem debugger to determine the state of all the message transfers occurring on the system at the time of analysis.

The testhardchan instruction will only work when no Links are active, because the processor has to take control of the Ubus for passing data from the channel stack to the processor. The Links otherwise always have control of the Ubus. The purpose of the Ubus is to allow data to be transferred between the Links and memory.

Each channel stack is a pushdown-only stack of three registers, CountReg, PtrReg, and DBuffReg. A value can be pushed from the CPU onto the channel stack, with the DBuffReg value being pushed out of the channel stack. The channel stack registers are in the following order:

```
input from the Zbus (from the CPU)
CountReg
PtrReg
DBuffReg
output to the Ubus (to the CPU)
```

The testhardchan instruction pushes the BReg data into the stack of the channel identified by AReg, and saves the DBuffReg at the bottom of the channel stack in AReg. This instruction is not valid if any transfers are occurring while it is executed, as it assumes use of the Ubus.

Therefore to obtain all the values of the registers in Link 0 input channel, and clear the registers to zero, for example, the following code sequence could be used:
LDC 0 -- data for DBuffReg
MINT
LDNLP 4 -- address of Link 0 input word
TESTHARDCHAN
STL dbuffvalue -- save original DBuffReg contents

LDC 0 -- data for PtrReg
MINT
LDNLP 4 -- address of Link 0 input word
TESTHARDCHAN
STL ptrvalue -- save original PtrReg contents

LDC 0 -- data for CountReg
MINT
LDNLP 4 -- address of Link 0 input word
TESTHARDCHAN
STL countvalue -- save original CountReg contents

The value in the CountReg after an analyse has been performed is particularly interesting. If a message is in progress, then the CountReg holds [MINUS (number of bytes still to send or receive)]. If the channel is not enabled to transfer data, that is the Link input or output word contains NotProcess.p (= MinInt), then the CountReg contains zero. However, an input channel will contain a value of one in the CountReg if the corresponding output channel connected to it has sent an unsolicited byte. An unsolicited byte is the byte sent by an output channel which has been enabled to send a message before the connected input channel has been enabled to receive that message. This is the case of an input channel being ready for an alternative (ALT). The output channel CountReg is incremented on each acknowledge received. The input channel CountReg is incremented on each data byte received.

The PtrReg is a word address register which points to the next word in memory to be written to or read from by the channel. Link data is always read as words. At the beginning and end of messages, only the bytes required within a word are written. These bytes are written by selecting the required byte write enables in the memory write access. Therefore the minimum number of word (and partial word) memory accesses are made to perform a Link transfer.

The DBuffReg holds data to be written to memory for input channels, or the data which has been read from memory for the output channels. The DBuffReg is connected to a shift register, which inputs or outputs serial data through the Link pins. The shift register operates in parallel with the loading from memory, or storing to memory of the DBuffReg, in order
to achieve the double-buffering of Link data. The purpose of the double-
buffering of Link data is to maintain a continuous transfer rate, independent
of memory accesses in the CPU.

None of these registers are affected by Reset or Analyse, apart from the
boot input channel when using boot from Links, and the output channel
of the Link if a Link peek is performed. The count value of the booting
input channel is preserved during the bootstrap from Link procedure, and
placed back into the CountReg of the Link input channel when the bootstrap
message has been received.

4 The Register Test Instructions

Two registers (DReg and EReg) outside the CPU stack are provided in the
datapath for use by the microcode, as part of the requirement for the process
scheduling operations.

The StatusReg holds the error flag of the processor, and contains bits which
are used by the microcode to restart interrupted instructions (block move,
soft channel output, adding or removing processes from the timer queues),
and bits which control modes of operation (breakpoint enable, halt on error,
and the two dimensional block move and transparency for the graphics on
the IMS T800).

The DReg, EReg, and StatusReg are not saved along with the stack on
interrupt by the Links and timer alarms. The DReg is never saved on inter-
rupt. The EReg is saved on interrupt only when the in or out instruction is
executed on a soft channel at low priority and the corresponding outputting
or inputting process is ready (has already executed the out or in instruc-
tion on that channel). The StatusReg is saved on interrupt only when it
carries information about the type of instruction which was being executed
at the time of interrupt, but is not saved if the interrupt happened between
instructions. The interruptable instructions are move, tin, taltwt, and disc.

The testing of DReg, EReg, and StatusReg is performed by using instruc-
tions which access them from the stack; these instructions are not part of
the main instruction set. Three instructions push the value of the register
to be tested onto the CPU stack. The other three instructions pop the value
of top of the CPU stack into the register to be tested.

These test instructions are present on all transputers; the opcodes used are
the same on all transputers.
5 Operation Codes

Processor Initialisation Operation Codes

<table>
<thead>
<tr>
<th>Operation Code</th>
<th>Memory Code</th>
<th>Mnemonic</th>
<th>Processor Cycles</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1FF</td>
<td>21 2F FF</td>
<td>start</td>
<td>-</td>
<td>start processor</td>
</tr>
</tbody>
</table>

Register Testing Operation Codes

<table>
<thead>
<tr>
<th>Operation Code</th>
<th>Memory Code</th>
<th>Mnemonic</th>
<th>Processor Cycles</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>2D</td>
<td>22 FD</td>
<td>testhardchan</td>
<td>3</td>
<td>test hard channel stack</td>
</tr>
<tr>
<td>25</td>
<td>22 F5</td>
<td>testl_dd</td>
<td>1</td>
<td>load D register</td>
</tr>
<tr>
<td>28</td>
<td>22 F8</td>
<td>teststd</td>
<td>1</td>
<td>store D register</td>
</tr>
<tr>
<td>24</td>
<td>22 F4</td>
<td>testlde</td>
<td>1</td>
<td>load E register</td>
</tr>
<tr>
<td>27</td>
<td>22 F7</td>
<td>testste</td>
<td>1</td>
<td>store E register</td>
</tr>
<tr>
<td>23</td>
<td>22 F3</td>
<td>testlds</td>
<td>1</td>
<td>load status register</td>
</tr>
<tr>
<td>26</td>
<td>22 F6</td>
<td>teststs</td>
<td>1</td>
<td>store status register</td>
</tr>
</tbody>
</table>
6 Instruction Register Level Specification

In the following specifications:

- AReg is the top register in the processor stack
- BReg is the middle register in the processor stack
- CReg is the bottom register in the processor stack
- WPtr is the register which points to the workspace of the process
- IPtr is the register which points to the next instruction to be executed
- DReg is an CPU internal datapath register for microcode use
- EReg is an CPU internal datapath register for microcode use
- StatusReg is an CPU internal datapath register for holding status bits
- CountReg is the register which counts bytes or acknowledges in a channel
- PtrReg is the register which points to the next word of data in memory
- BuffReg is the register which holds data, buffered from the shift register
- Address is the register which holds the address of a word in Memory
- Memory[Address] is the word value held at the location at Address
- MemStart is the address of the first unreserved address in Memory
- "Identity of Bootstrap Link" is the address of the Link input word
- "First Free Word" is the word after the final byte of the bootstrap code (= MemStart + (BootLength to Next Word))
- PreservedBits = (ErrorFlag OR HaltOnErrorFlag) on the T212, T222, T414, T800, and M212
- PreservedBits = (ErrorFlag OR HaltOnErrorFlag OR EnableJ0BreakFlag) on the T425, T801, and future transputers
- PollLinkInputs(FirstByte) checks each Link in turn to find a byte; returns the value FirstByte
- InputAddressFromSelectedLink sets up a word input on the same Link for any byte address (need not be word-aligned)
- InputDataFromSelectedLink sets up a word input on the same Link for write data
- OutputDataToSelectedLink sets up a word output on the same Link for read data
- InputBootCodeFromSelectedLink(FirstByte, MemStart) sets up an input of FirstByte bytes to MemStart on the same Link
- SelectedChannel is the address of Link input or output word
start #1FF start processor

IF
  BootFromRom
    SEQ
      Areg := Iptr
      Breg := Wdesc
      Iptr := ResetCodePtr \quad -- \quad = \text{MaxInt} - 2
      Wptr := MemStart
      ProcPriority := 1 \quad -- \quad \text{low priority}
      STATUSreg := STATUSreg \text{ AND PreservedBits}
  NOT BootFromRom
    SEQ
      PollLinkInputs(FirstByte)
      WHILE (FirstByte < 2)
        IF
          FirstByte = 0
            SEQ
              -- Perform Link Memory Write (Poke)
              InputAddressFromSelectedLink
              InputDataFromSelectedLink
              Memory[Address] := Data
              PollLinkInputs(FirstByte)
          FirstByte = 1
            SEQ
              -- Perform Link Memory Read (Peek)
              InputAddressFromSelectedLink
              Data := Memory[Address]
              OutputDataToSelectedLink
              PollLinkInputs(FirstByte)
      InputBootCodeFromSelectedLink(FirstByte,MemStart)
      Areg := Iptr
      Breg := Wdesc
      Creg := Identity of Bootstrap Link
      Iptr := MemStart
      Wptr := First Free Word
      ProcPriority := 1 \quad -- \quad \text{low priority}
      STATUSreg := STATUSreg \text{ AND PreservedBits}
<table>
<thead>
<tr>
<th>Instruction</th>
<th>#</th>
<th>Description</th>
<th>Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>SelectedChannel := AReg</td>
<td></td>
<td>Test hard channel stack</td>
<td></td>
</tr>
<tr>
<td>AReg := DBuffReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DBuffReg := PtrReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PtrReg := CountReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CountReg := BReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BReg := CReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Iptr := NextInst</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>testldd #25</td>
<td></td>
<td>Load D register</td>
<td></td>
</tr>
<tr>
<td>CReg := BReg</td>
<td></td>
<td>DReg := AReg</td>
<td></td>
</tr>
<tr>
<td>BReg := AReg</td>
<td></td>
<td>AReg := DReg</td>
<td></td>
</tr>
<tr>
<td>AReg := DReg</td>
<td></td>
<td>Iptr := NextInst</td>
<td></td>
</tr>
<tr>
<td>teststd #28</td>
<td></td>
<td>Store D register</td>
<td></td>
</tr>
<tr>
<td>DReg := AReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AReg := BReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BReg := CReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Iptr := NextInst</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>testlde #24</td>
<td></td>
<td>Load E register</td>
<td></td>
</tr>
<tr>
<td>CReg := BReg</td>
<td></td>
<td>CReg := BReg</td>
<td></td>
</tr>
<tr>
<td>BReg := AReg</td>
<td></td>
<td>AReg := EReg</td>
<td></td>
</tr>
<tr>
<td>AReg := EReg</td>
<td></td>
<td>Iptr := NextInst</td>
<td></td>
</tr>
<tr>
<td>testste #27</td>
<td></td>
<td>Store E register</td>
<td></td>
</tr>
<tr>
<td>EReg := AReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AReg := BReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BReg := CReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Iptr := NextInst</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>testlds #23</td>
<td></td>
<td>Load status register</td>
<td></td>
</tr>
<tr>
<td>CReg := BReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BReg := AReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AReg := StatusReg</td>
<td></td>
<td>Iptr := NextInst</td>
<td></td>
</tr>
<tr>
<td>teststs #26</td>
<td></td>
<td>Store status register</td>
<td></td>
</tr>
<tr>
<td>StatusReg := AReg</td>
<td></td>
<td>StatusReg := AReg</td>
<td></td>
</tr>
<tr>
<td>AReg := BReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BReg := CReg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Iptr := NextInst</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>